Asian Journal of Research in Social Sciences and Humanities
Year : 2016, Volume : 6, Issue : 11
First page : ( 413) Last page : ( 424)
Online ISSN : 2249-7315.
Article DOI : 10.5958/2249-7315.2016.01202.8

VLSI Implementation of an Efficient Digital Up Converter based FIR Filter Architecture

Revathy M., Swathi G.

Department of Electronics and Communication Engineering, PSNA College of Engineering and Technology, Dindigul, Tamilnadu, India

Online published on 9 November, 2016.

Abstract

An optimization technique for an efficient design of a Multi-Standard Digital Up Converter (DUC) based FIR filter Architecture to minimize area and power consumption. Digital Up Converter will converts low signal sample rate into high signal sample rate. The existing design of DUC has internal shift add logic block which is used to partial product generation but it was complex and consumes more power. This drawback overcomes shift add logic block is replaced into Hybrid Full Adder logic. This Hybrid Full Adder has Gate Diffusion Input (GDI) logic which reduces transistor counts and minimizes addition and multiplication operation compared to shift and add logic. This proposed designed architecture has achieved in reducing the power and area along with the improvement of operating frequency.

Top

Keywords

Digital Up Converter, Finite Impulse Response filter, Gate Diffusion Input adder logic Hybrid Full Adder.

Top