Technique for Designing High Speed Noise Immune CMOS Domino High Fan-in Circuits Lakshmi A. Chaitanya1, Nausheen Saba1, Renuka M.1 1Assistant Professor, ECE Department, Vidya Jyothi Institute of Technology, JNTU, Hyderabad, India Online published on 8 December, 2017. Abstract Dynamic logic circuits provide more compact designs with faster switching speeds and low power consumption compared with the other CMOS design styles. Domino logic overcomes the difficulties in dynamic circuits such as charge sharing and cascading. In this paper we are proposing a wide fan-in circuit with increased switching speed and noise immunity. Speed is achieved by quickly removing the charge on the dynamic node during evaluation phase, compared to the other circuits. The design also offers less Power Delay Product (PDP). The design is exercised for 20% variation in supply voltage. The design shows a 1.83% improvement in Average Noise Threshold Energy (ANTE). Using the proposed technique an Octal-to-binary encoder is designed and simulated. Top Keywords CMOS design, Power Delay Product, Average Noise Threshold Energy. Top |
|
Access denied
Your current subscription does not entitle you to view this content or Abstract is unavailable, the access to full-text of this Article/Journal has been denied. For Information regarding subscription please click here.
For a comprehensive list of other publications available on IJour.net please click here
or, You can subscribe other items from IJour.net (Click here to see other items list.)
Top