|
|
(18.116.67.212)
|
Users online: 13243
|
|
|
|
|
|
Ijournet
|
|
|
|
|
DSP Based Digit Serial Architecture Ms. Tayade P. J., Dr. Prof. Gurjar A. A. Electronics & Telecommunication, Sipna's C.O.E.T., Amravati, India Online published on 26 June, 2013. Abstract This paper presents a systematic unfolding transformation technique to transform bit-serial architectures into equivalent digit-serial ones. The novel feature of the unfolding technique lies in the generation of functionally correct control circuits in the digit-serial architectures. Bit-serial systems process one bit of a word or sample in a clock cycle. For some applications bit-serial architectures may be too slow, and bit-parallel architectures may be faster than necessary and may require too much hardware. The desired sample rate in these applications can be achieved using the digit-serial approach, where multiple bits of a sample are processed in a single clock cycle. The number of bits processed in one clock cycle in the digit-serial systems is referred to as the digit-sire; the digit size can be any arbitrary integer (the digit size was restricted to be a divisor of word-length in the past adhoc designs). We present digit-serial implementation of two's complement adders and multipliers. Unfolding of multiple-rate operations (such as interpolators and decimators) is also presented. Top Keywords 1] Altera/Xilink 2] Modelsim/Active HDL Tools/software CMOS- 1] Cad tool 2] tanner tool 3] Cadence tool 4] microwind. Top | |
|
|
|
|
║ Site map
║
Privacy Policy ║ Copyright ║ Terms & Conditions ║
|
|
750,935,523 visitor(s) since 30th May, 2005.
|
All rights reserved. Site designed and maintained by DIVA ENTERPRISES PVT. LTD..
|
Note: Please use Internet Explorer (6.0 or above). Some functionalities may not work in other browsers.
|