|
|
(3.147.59.31)
|
Users online: 13816
|
|
|
|
|
|
Ijournet
|
|
|
|
|
Vlsi design of low power high speed domino logic Ms. Agrawal Rakhi R.*, Dr. Ladhake S. A.** *Electronics and Telecommunication, Sipna's college of Engineering and Technology, Amravati, India **Principal, Sipna's college of Engineering and Technology, Amravati, India Online published on 26 June, 2013. Abstract Simple to implement, low cost designs in CMOS Domino logic are presented. These designs require less transistors and are full Domino logic compatible while they attain better performance compared to the standard Domino logic implementations. Wide fan-in logic such as domino circuits is used in high-performance applications. Dynamic domino logic circuits are widely used in modern digital VLSI circuits. The novel feature of dynamic circuits is often favoured in high performance designs because of the speed advantage offered over static CMOS logic circuits. This paper compares static CMOS, domino (dynamic) logic design implementations. Top Keywords CMOS, Domino Logic (Dynamic), Power Dissipation, Low Power, High Speed. Top | |
|
|
|
|
║ Site map
║
Privacy Policy ║ Copyright ║ Terms & Conditions ║
|
|
750,970,624 visitor(s) since 30th May, 2005.
|
All rights reserved. Site designed and maintained by DIVA ENTERPRISES PVT. LTD..
|
Note: Please use Internet Explorer (6.0 or above). Some functionalities may not work in other browsers.
|